Verilog file for a 5 state finite state machine with the following requirements in the attatched file.